



INDIAN SOCIETY FOR VLSI EDUCATION
RANCHI-835217 (JHARKHAND) INDIA
 Matrusri Engineering College, Hyderabad



Summer Internship-2024

Embedded System Design /FPGA based System Design

Program Schedule

Duration of the Course	5th May 2024	5th June 2024	
Timing for starting the courses (daily)		5:30pm	
Google Meet link for Joining: https://meet.google.com/oom-zvqz-kow?authuser=2&hs=122			
SN	Date	Name of Speaker	Topic of Internship
1	06.05.2024 (Monday)	Sh. Shreyaskumar Patel NetScout Systems, USA	Embedded System Design
2	07.05.2024 (Tuesday)	Dr. Adesh Kumar UPES, UK	Embedded System Design using VHDL
3	08.05.2024 (Wednesday)	Dr. Vijay Nath BIT Mesra	Embedded System Design Using Verilog
4	09.05.2024 (Thursday)	Mr. Sachin Devendra Kohale Taipei, Tiwan	Embedded System Design using C/C++
5	10.05.2024 (Friday)	Sh. Simran Khokha Infineon Technologies, Germany	Embedded System Design using Assembly Language/ Python
6	11.05.2024	Assignment Execution	
7	12.05.2024		
8	13.05.2024 (Monday)	Sh. Shreyaskumar Patel NetScout Systems, USA	Embedded System Design
9	14.05.2024 (Tuesday)	Dr. Adesh Kumar UPES, UK	Embedded System Design using VHDL
10	15.05.2024 (Wednesday)	Dr. Vijay Nath BIT Mesra	Embedded System Design Using Verilog
11	16.05.2024 (Thursday)	Mr. Sachin Devendra Kohale	Embedded System Design using C/C++



INDIAN SOCIETY FOR VLSI EDUCATION
RANCHI-835217 (JHARKHAND) INDIA
Matrusri Engineering College, Hyderabad



		Taipei, Tiwan	
12	17.05.2024 (Friday)	Sh. Simran Khokha Infineon Technologies, Germany	Embedded System Design using Assembly Language/ Python
13	18.05.2024	Assignment Execution	
15	19.05.2024		
15	20.05.2024	Sh. Shreyaskumar Patel NetScout Systems, USA	Embedded System Design
16	21.05.2024	Dr. Adesh Kumar UPES, UK	Embedded System Design using VHDL
17	22.05.2024	Dr. Vijay Nath BIT Mesra	Embedded System Design Using Verilog
18	23.05.2024	Mr. Sachin Devendra Kohale Taipei, Tiwan	Embedded System Design using C/C++
19	24.05.2024	Sh. Simran Khokha Infineon Technologies, Germany	Embedded System Design using Assembly Language/ Python
20	25.05.2024	Assignment Execution	
21	26.05.2024		
22	27.05.2024	Sh. Shreyaskumar Patel NetScout Systems, USA	Embedded System Design
23	28.05.2024	Dr. Adesh Kumar UPES, UK	Embedded System Design using VHDL
24	29.05.2024	Dr. Vijay Nath BIT Mesra	Embedded System Design Using Verilog
25	30.05.2024	Mr. Sachin Devendra Kohale Taipei, Tiwan	Embedded System Design using C/C++
26	31.05.2024	Sh. Simran Khokha Infineon Technologies, Germany	Embedded System Design using Assembly Language/ Python
27	01.06.2024	Assignment Execution	
28	02.06.2024		
29	03.06.2024	Sh. Shreyaskumar Patel	Embedded System Design



INDIAN SOCIETY FOR VLSI EDUCATION
RANCHI-835217 (JHARKHAND) INDIA
Matrusri Engineering College, Hyderabad



		NetScout Systems, USA	
30	04.06.2024	Dr. Adesh Kumar UPES, UK	Embedded System Design using VHDL
31	05.06.2024	Dr. Vijay Nath BIT Mesra	FPGA based Embedded System Design
Summer Internship-2024 Zonal Coordinator Hyderabad (Telangana & AP)			Dr. Nukala Srinivasa Rao Professor & Head, ECE Matusri College of Engineering, Hyderabad
General Chair			Dr. Vijay Nath BIT Mesra (9973886214)
Coordinator			Dr. Raj Kumar Singh RU Ranchi
Organizing Secretary			Dr. Anand Kumar Thakur RU Ranchi
Convenor			Dr. Kavita Thakur, PRSU Raipur
Moderator			Mrs. T. Snehitha Reddy & Mrs. Nikhat Anjum
For any query Contact at			isve.ranchi@gmail.com

Inauguration of Program: 06.05.2024

Introduction of Summer Internship	President ISVE Ranchi/ Executive Committee Members	5:30pm-5:35pm
Message from Guest of Honor	Dr Kavita Thakur Professor, PRSU Raipur	5:36pm-5:40pm
Message from Zonal Mentor	Dr. N. Srinivasa Rao MEC Hyderabad	5:41pm-5:45pm
Message from Chief Guest	Dr Hanumantha Rao, Principal MEC, Hyderabad	5:46pm-5:50pm