


INDIAN SOCIETY FOR VLSI EDUCATION

RANCHI-835217 (JHARKHAND) INDIA





Summer Internship-2025

Digital System Design with Verilog/ Digital System Design with VHDL/ Embedded System Design /FPGA based System Design/ Chip Design/ Microelectronics & **VLSI** Design

Inauguration of Program: 15.05.2025

Google Meet link for Joining: https://meet.google.com/gbo-irhy-zcs

Introduction of Summer	Dr. D.K. Yadav		6:00pm-6:15pm
Internship	President ISVE Ranc		
	Executive Committ	ee	
	Members		
Message from Guest of	Dr Kavita Thakur		6:16pm-6:40pm
Honor	Professor, PRSU Raij		
Message from Zonal	Dr. N. Srinivasa Ra		6:41pm-6:45pm
Mentor	MEC Hyderabad		
Message from Chief Guest	Sh. K. K. Thakı	ır	6:46pm-6:50pm
	Former CGMT BS	NL	
	Jharkhand Circle Ra	nchi	
	& Brand Ambassado	r of	
	ISVE Ranchi		
Summer Interns	ship-2024	D	r. Nukala Srinivasa Rao
Zonal Coordinator Hyderabad			Professor C Head, ECE
(Telangana	C AP)	N	Natusri Engineering College
			Saidabad, Hyderabad
General Chair		Dr. Vijay Nath	
		BIT Mesra	
			(9973886214)
Coordinator		Dr. Raj Kumar Singh	
			RU Ranchi
Organizing Secretary		I	Dr. Anand Kumar
			Thakur RU
			Ranchi
Convenor		Dr. Kavita Thakur,	
			PRSU Raipur



INDIAN SOCIETY FOR VLSI EDUCATION

RANCHI-835217 (JHARKHAND) INDIA

Matusri Engineering College, Hydradabad

Moderator	Mrs. T. Snehitha Reddy & Mrs. Nikhat Anjum
For any query Contact at	isve.ranchi@gmail.com

Program Schedule

Du	ration of the Course	15 th May 2025	14 th June 2025 & Further
Timing	g for starting the o	courses (Monday to Friday)	6:00pm
Google	Meet link for Joi	ning: https://meet.google.	com/gbo-irhy-zcs
SN	Date	Name of Speaker	Topic of Internship
1	15.05.2025 (Thursday)	Sh. Shreyaskumar Patel NetScout Systems, USA	Embedded System Design
2	16.05.2025 (Friday)	Dr. Adesh Kumar UPES, UK	Digital System Design with VHDL
3	17.05.2025 (Saturday)to 18.05.2025 (Sunday)	Assignment Execution	
4	19.05.2025 (Monday)	Dr. Vijay Nath BIT Mesra	Digital System Design with Verilog
5	20.05.2025 (Tuesday)	Sh. Shreyaskumar Patel NetScout Systems, USA	Embedded System Design
6	21.05.2025 (Wednesday)	Dr. Adesh Kumar UPES, UK	Digital System Design with VHDL
7	22.05.2025 (Thursday)	Dr. Vijay Nath BIT Mesra	Digital System Design with Verilog

distribution to 25 Hands

INDIAN SOCIETY FOR VLSI EDUCATION

RANCHI-835217 (JHARKHAND) INDIA

Matusri Engineering College, Hydradabad

		I Liigiileeriiig College	
8	23.05.2025	Sh. Shreyaskumar Patel	Embedded System Design
	(Friday)	NetScout Systems, USA	
	` , ,	, ,	
9	24.05.2025	Assigna	nont Evocution
7		Assignment Execution	
	(Saturday) to		
	25.05.2025		
	(Sunday)		
10	26.05.2025	Dr. Adesh Kumar	Digital System Design with VHDL
	(Monday)	UPES, UK	
	, ,	,	
11	27.05.2025	Dr. Vijay Nath	Digital System Design with
''			
	(Tuesday)	BIT Mesra	Verilog
12	28.05.2024	Sh. Shreyaskumar Patel	Embedded System Design
	(Wednesday)	NetScout Systems, USA	
	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,	
13	29.05.2025	Dr. Adesh Kumar	Digital Cystom Dosign with VHDI
13			Digital System Design with VHDL
	(Thursday)	UPES, UK	
14	30.05.2024	Dr. Vijay Nath	Digital System Design with
	(Friday)	BIT Mesra	Verilog
	(1.1.2.)		,5
15	31.05.2025	Assignment Execution	
13		Assignment Execution	
	(Saturday) to		
	01.06.2025		
	(Sunday)		
16	02.06.2025	Sh. Shreyaskumar Patel	Embedded System Design
	(Monday)	NetScout Systems, USA	
16	03.06.2025	Dr. Adesh Kumar	Digital System Design with
'	(Tuesday)	UPES, UK	VHDL
	(Tuesuay)	UPES, UK	VHUL
17	04.06.2025	Dr. Vijay Nath	Digital System Design with
	(Wednesday)	BIT Mesra	Verilog
			_
18	05.06.2025	Sh. Shreyaskumar Patel	Embedded System Design
'0		NetScout Systems, USA	Embedded System Design
	(Thursday)	Netscout systems, osa	
19	06.06.2025	Dr. B. Khaleelu Rahman	Digital System Design with
	(Friday)	(CBIT Hyderabad)	VHDL
	, ,	, , , , , , , , , , , , , , , , , , ,	
20	07.06.2025	Acciann	nent Execution
20		ASSIGNI	HEHL EXECUTION
	(Saturday) to 08.06.2025		
1	110 116 //1/6		
	(Sunday)		

WIST CONTRACTOR

INDIAN SOCIETY FOR VLSI EDUCATION

RANCHI-835217 (JHARKHAND) INDIA

Matusri Engineering College, Hydradabad

		it Engineering conege	
21	09.06.2025 (Monday)	Dr. Vijay Nath BIT Mesra	Digital System Design with Verilog
22	10.06.2025 (Tuesday)	Sh. Shreyaskumar Patel NetScout Systems, USA	Embedded System Design
23	11.06.2024 (Wednesday)	Dr. Vijay Nath BIT Mesra	Digital System Design with Verilog
24	12.06.2025 (Thursday)	Dr. B. Khaleelu Rahman (CBIT Hyderabad)	Digital System Design with VHDL
25	13.06.2025 (Friday)	Simran Khokha Infineon Technologies, Germany	Embedded System Design using Assembly Language/ Python
26	14.06.2025 (Saturday) to 15.06.2025 (Sunday)	Assignn	nent Execution
27	16.06.2025 (Monday)	Sh. Shreyaskumar Patel NetScout Systems, USA	Embedded System Design
28	17.06.2025 (Tuesday)	Dr. Adesh Kumar UPES, UK	Digital System Design with VHDL
29	18.06.2025 (Wednesday)	Dr. Vijay Nath BIT Mesra	Digital System Design with Verilog
30	19.06.2025 (Thursday)	Simran Khokha Infineon Technologies, Germany	Embedded System Design using Assembly Language/ Python
31	20.06.2025 (Friday)	Vidushi Goel Synopsis Pvt. Ltd.	Chip Design & Verification
32	21.06.2025 (Saturday) to (22.06.2025) (Sunday)	Assignment Execution	
33	23.06.2025 (Monday)	Sh. Shreyaskumar Patel NetScout Systems, USA	Embedded System Design
34	24.06.2025 (Tuesday)	Dr. Adesh Kumar UPES, UK	Digital System Design with VHDL

Aligi Man man u 23 lana

INDIAN SOCIETY FOR VLSI EDUCATION

RANCHI-835217 (JHARKHAND) INDIA

Matusri Engineering College, Hydradabad

35	25.06.2025 (Wednesday)	Dr. Vijay Nath BIT Mesra	Digital System Design with Verilog
36	26.06.2025 (Thursday)	Simran Khokha Infineon Technologies, Germany	Embedded System Design using Assembly Language/ Python
37	27.06.2025 (Friday)	Vidushi Goel Synopsis Pvt. Ltd.	Chip Design & Verification
38	28.06.2025 (Saturday) to (29.06.2025) (Sunday)	Assignment Execution	

Further program will be executed accordingly, and the next schedule will be display

ISVE Summer Internship-2025 Organizing Committee