Dear Sir/Madam,
We are pleased to share that Indian Society for VLSI Education(ISVE) Ranchi is organizing Certificate Course on Chip Design & FPGA System Design(CDFD-2024) /Faculty Development Program on Chip Designing / Internship on VLSI Design under ages of India Semiconductor Mission(ISM) from 5th Feb 2023 to 5th Dec 2024 in Virtual Mode(Online Mode) for preparing the trained manpower in VLSI Design & Embedded Systems with following Academic Universities, Institutions and Industries:
|
SN
|
Name of Universities/ Institutions/Industries
|
Name of Coordinators/ Co-Organizers
|
|
1.
|
School of Studies in Electronics & Photonics & Institute of Renewable Energy Technology & Management
Pt. Ravishankar Shukla University Raipur (CG)
|
Dr. Kavita Thakur
Professor & Head
|
|
2.
|
Department of Electronics
Shri. Shivaji Vidyaprasarak Sanstha's
Bapusaheb Shivajirao Deore College of Engineering, Dhule.
|
Dr. Sagar A. More
Associate Professor
|
|
3.
|
|
|
|
4.
|
|
|
| |
|
|
There are huge demand of trends power in this area. Number of core companies, startups and Educational Institutions are seeking the trained manpower in this domain.
Lecture will be delivered by subject experts from Industry and Academia. Classes will be from 6:00pm to 7:30pm (Monday to Friday). It will cover theory with practical.
Courses are offered module wise by Monday to Friday, some special classes will be offered Saturday or Sunday as per needs. Interested participants can register module wise, attend the lecture and do the practice on the related software. Job Guarantees who will be completed all modules successfully.
Benefits to the Institutional Membership/ Student Chapters/ MoU with ISVE: A Institute who have Institutional Membership / Student Chapters/ MoU with ISVE Ranchi will get the 10% discount in their students /faculties fees.
Honorarium to Course Expert:
A faculty/ Scientist / Engineers who are involved in Certificate Course on Chip Design & FPGA System Design(CDFD-2024) / Faculty Development Program of Chip Designing / Internship on VLSI Design
will get the honorarium as per ISVE Rules. A person have abilities to teach the students at current job level can fill their consent in google sheet. Organizing committee will contact you for the same.
A list of VLSI Core Companies who are offering the Job in VLSI Design:
A list of companies and startups are seeking trained manpower for core VLSI Design work.
- https://www.naukri.com/vlsi-jobs
- https://in.linkedin.com/jobs/vlsi-design-jobs
- https://in.linkedin.com/jobs/vlsi-jobs
- https://www.maven-silicon.com/vlsi-jobs-for-freshers/
- https://www.glassdoor.co.in/Job/india-vlsi-design-jobs-SRCH_IL.0,5_IN115_KO6,17.htm
- https://www.rv-skills.com/career-opportunities-in-VLSI.php
There are very good future of this area.
About ISVE Ranchi : It is non profitable registered society dedicated to serve the nation. It makes a bridge between industry and academia for organizing the workshops, summer/winter schools, short term courses, conferences, symposiums and seminars by which students, research scholars, faculties and scientists come together, work together and share their knowledge in recent development in engineering, science & technology[www.isve.in].
Registration: Registration Form
1. Registration fee includes conference kit & study materials. Participants have a special provision to select their training/ internship module wise. Now, Registration is open for all modules. Interested can select the module and register.
2. Please download the Registration Form from the mail-attachment/website and send scan copy of filled Registration Form with NEFT receipt through e-mail for early registration. A/C Name: INDIAN SOCIETY FOR VLSI EDUCATION, A/C Number: 01670110061831, IFSC Code: UCBA0000167, Bank: UCO Bank, Branch: Mesra Ranchi, Address: BIT Main Building Mesra, Dist: Ranchi, State: Jharkhand, Contact No: 0651-2275829.
|
Certificate Course on Chip Design and FPGA System Design (CDFD-2024) / Faculty Development Program on Chip Designing /
Internship on VLSI Design
Program Schedule & Fees Details
|
|
SN
|
Training Schedule
|
Category of Candidate & Fees
UG/PG/PhD
Indian Rs
|
Category of Candidate & Fees
Engineer/Faculty/Scientist
Indian Rs
|
|
1.
|
5 days
|
2000
|
4000
|
|
2.
|
10 days
|
4000
|
8000
|
|
3.
|
15 days
|
6000
|
12000
|
|
4.
|
20 days
|
8000
|
16000
|
|
5.
|
25 days
|
10000
|
20000
|
|
6.
|
30 days
|
12000
|
24000
|
|
7.
|
35 days
|
14000
|
28000
|
|
8.
|
40 days
|
16000
|
32000
|
|
9.
|
45 days
|
18000
|
36000
|
|
10.
|
50 days
|
20000
|
40000
|
|
11.
|
55 days
|
22000
|
44000
|
|
12
|
60 days
|
24000
|
48000
|
|
13
|
65 days
|
26000
|
52000
|
|
14
|
70 days
|
28000
|
56000
|
|
15
|
75 days
|
30000
|
60000
|
|
16
|
80 days
|
32000
|
64000
|
|
17
|
85 days
|
34000
|
68000
|
|
18
|
90 days
|
36000
|
72000
|
|
19
|
95 days
|
38000
|
76000
|
|
20
|
100 days
|
40000
|
80000
|
|
21
|
105 days
|
42000
|
84000
|
|
22
|
110 days
|
44000
|
88000
|
|
23
|
115 days
|
46000
|
92000
|
|
24
|
120 days
|
48000
|
96000
|
|
25
|
125 days
|
50000
|
100000
|
|
26
|
130 days
|
52000
|
104000
|
|
27
|
135 days
|
54000
|
108000
|
|
28
|
140 days
|
56000
|
112000
|
|
29
|
145 days
|
58000
|
116000
|
|
30
|
150 days
|
60000
|
120000
|
|
31
|
155 days
|
62000
|
124000
|
|
32
|
160 days
|
64000
|
128000
|
|
33
|
165 days
|
66000
|
132000
|
|
34
|
170 days
|
68000
|
136000
|
|
35
|
175 days
|
70000
|
140000
|
|
36
|
180 days
|
72000
|
144000
|
|
37
|
185 days
|
74000
|
148000
|
|
38
|
190 days
|
76000
|
152000
|
|
39
|
195 days
|
78000
|
156000
|
|
40
|
200 days
|
80000
|
160000
|
|
|
|
|
|
Course Syllabus: Attachment
Syllabus of Certificate Course of Chip Design & FPGA System Design (CDFD-2024)/ Faculty Development Program on Chip Designing/ Internship on VLSI Design
5 days to 200 days courses are available here for Certificate Course , Faculty Development Program and Internship here:
https://docs.google.com/document/d/1ZMxY9SHpu14qgPJV4ddrqjO_ZhJaIo-Q/edit?pli=1
|
SN
|
Scheduled Date
|
Course Contents
|
|
Certificate Course: Module 1
|
|
1
|
05.02.2024
|
Fundamentals of Chip Design
|
|
2
|
06.02.2024
|
Fundamentals of IC technologies
|
|
3
|
07.02.2024
|
Fundamentals of logic design
|
|
4
|
08.02.2024
|
Fundamentals of VHDL and Verilog
|
|
5
|
09.02.2024
|
Fundamentals of FPGA System Design
|
|
Certificate Course: Module 2
|
|
6
|
12.02.2024
|
Fundamentals of PN junction diode
|
|
7
|
13.02.2024
|
Design & Functionality of PN junction diode
|
|
8
|
14.02.2024
|
Fundamentals of MOSFET
|
|
9
|
15.02.2024
|
Design of MOSFET
|
|
10
|
16.02.2024
|
Functionality of MOSFET & its Characteristics
|
|
Certificate Course: Module 3
|
|
11
|
19.02.2024
|
PN Junction Diode as Half Wave Rectifier, Full Wave Rectifier (Bridge Rectifier, Centre Tapped Rectifier)
|
|
12
|
20.02.2024
|
Design of Zener Diode
|
|
13
|
21.02.2024
|
Application of Zener Diode as Regulator
|
|
14
|
22.02.2024
|
Design of JFET
|
|
15
|
23.02.2024
|
Functionality of JFET and its Characteristics
|
|
Certificate Course: Module 4
|
|
16
|
26.02.2024
|
Logic Gates Design using MOSFET
|
|
17
|
27.02.2024
|
Combinational Circuit Design using MOSFET (Mux, Demux)
|
|
18
|
28.02.2024
|
Combinational Circuit Design using MOSFET (Decoder, Encoder, ALU)
|
|
19
|
29.02.2024
|
Sequential Circuit Design using MOSFET (Flip-Flops)
|
|
20
|
01.03.2024
|
Sequential Circuit Design using MOSFET (Registers, Counters)
|
|
Certificate Course: Module 5
|
|
21
|
04.03.2024
|
Introduction to Boolean Algebra
|
|
22
|
05.03.2024
|
Introduction to Boolean Operators
|
|
23
|
06.03.2024
|
Symbolic Representation, Boolean Algebraic Function & Truth Table of Different Logic Gates
|
|
24
|
07.03.2024
|
Circuit Optimization Techniques by Boolean Axioms & K-Map
|
|
25
|
08.03.2024
|
Design of Basic Gates using Universal Gates
|
|
Certificate Course: Module 6
|
|
26
|
11.03.2024
|
Introduction of VHDL
|
|
27
|
12.03.2024
|
Important Terms of VHDL
|
|
28
|
13.03.2024
|
Digital Logic Design using VHDL
|
|
29
|
14.03.2024
|
Combinational Circuit Design using VHDL (Mux, Demu)
|
|
30
|
15.03.2024
|
Combinational Circuit Design using VHDL (Decoder, Encoder, ALU)
|
|
Certificate Course: Module 7
|
|
31
|
18.03.2024
|
Introduction to Verilog
|
|
32
|
19.03.2024
|
Programing of Verilog@HDL
|
|
33
|
20.03.2024
|
Digital Logic Design using Verilog@HDL
|
|
34
|
21.03.2024
|
Combinational Circuit Design using Verilog@HDL
(Mux, Demu)
|
|
35
|
22.03.2024
|
Combinational Circuit Design using Verilog@HDL
(Decoder, Encoder, ALU)
|
|
Certificate Course: Module 8
|
|
36
|
25.03.2024
|
Concept of Bipolar Junction Transistors(BJT): NPN & PNP
|
|
37
|
26.03.2024
|
NPN & PNP Transistors actions, Input and Output Characteristics of CB Configuration
|
|
38
|
27.03.2024
|
NPN & PNP TransistorsInput and Output Characteristics of CE Configuration & its Applications
|
|
39
|
28.03.2024
|
NPN & PNP Transistors Input and Output Characteristics of CC Configuration & its Applications
|
|
40
|
29.03.2024
|
NPN & PNP Transistors DC & Load Line Analysis, Operating Points
|
|
Certificate Course: Module 9
|
|
41
|
01.04.2024
|
NPN & PNP Transistors Biasing strategies
|
|
< |